






Slide 2.8 Slide 2.8
Simplicity comes at a cost however. Comparing the I–V curves produced by the model to those of the actual devices (BSIM-4 SPICE model), a large discrepancy can be observed for intermediate values of the comparing the support of the support o














For Long channel NM 05Ts,

Linear TPS = 
$$Mn C_{00} \frac{W}{L} \left[ 2(V_{45} - V_{1})V_{95} - V_{95} \right] (3.34)$$

Saturation TPS =  $Mn C_{00} \frac{W}{L} \left[ 2(V_{45} - V_{1})V_{95} - V_{95} \right] (3.34)$ 

VPS 5at =  $V_{45} - V_{1}$ 

=  $Mn C_{00} \frac{W}{L} \left[ V_{45} - V_{1} \right] (3.38)$ 

Channel Length Modulation parameter  $N_{1} = N_{1} - N_{2} = N_$ 

With channel length modulation

$$(3.38) \leftarrow I_{ps} = \mu_n Cox - \frac{\omega}{L(1-2V_{ps})} (V_{qs}-V_{r})$$

$$= \mu_n Cox (V_{qs}-V_{r}) (1+2V_{ps}) (3.49)$$

$$(1-\epsilon) = 1+\epsilon$$

$$In summary fix NM 65 Ta$$

$$Ips Linear = \frac{\mu_n Cox}{2} \frac{\omega}{L} (V_{qs}-V_{r}) V_{ps}-V_{ps} (3.51)$$

$$Ips sat = \frac{\mu_n Cox}{2} \frac{\omega}{L} (V_{qs}-V_{r}) (1+2V_{ps}) (3.52)$$

Similarly For PMOSTA not 
$$\mu_n$$
 (typo)

I SD Linear  $\frac{\mu_0 C_{ox}}{2} \frac{W}{L} \left[ \frac{2(V_{45} - V_1)V_{95} - V_{95}}{2} \right] (3.58)$ 

For  $V_{45}(V_{T}(0)) \in V_{95} = V_{45} - V_{45}$ 

Which is same as

 $\frac{\mu_0 C_{ox}}{2} \frac{W}{L} \left[ \frac{2(V_{54} + V_1)V_{9} - V_{9}^2}{2} \right]$ 

Is  $0 \text{ sat} = \frac{\mu_0 C_{ox}}{2} \frac{W}{L} \left( \frac{2(V_{54} + V_1)V_{9} - V_{9}^2}{2} \right) \left( \frac{1+2(V_{59})}{2} \right) \left( \frac{3.59}{2} \right)$ 
 $\frac{1-2V_{95}}{2} \cdot v_{95} = v_{95} = v_{95}$ 
 $\frac{1-2V_{95}}{2} \cdot v_{95} = v_{95} =$ 


With Vsat (saturated drist velocity of electrons)


- TPS sat = W Vsat Cox (245-V7) (1+2Vps) (3-86)


- For Vas 7 V, Vps 7 (V45-V7) Ect.

Similarly for PMOSTA

(3.88)







## Alpha Power Law Model


 Alternate approach, useful for hand analysis of propagation delay

$$I_{\rm DS} = \frac{W}{2L} \mu C_{\rm ox} (V_{\rm GS} - V_{\rm TH})^{\alpha}$$

- Parameter α is between 1 and 2.
- In 65–180 nm CMOS technology  $\alpha \sim 1.2-1.3$


- $$\begin{split} I_{\rm DS} = & \frac{W}{2L} \mu C_{\rm ox} \big(V_{\rm GS} V_{\rm TH}\big)^{\alpha} \\ \text{Parameter } \alpha \text{ is between} \\ 1 \text{ and } 2. \end{split} \qquad \begin{array}{l} \bullet \quad \text{This is not a physical model} \\ \bullet \quad \text{Simply empirical:} \\ \quad \text{Can fit (in minimum mean squares sense) to a variety of } \\ \alpha's, V_{\rm TM} \end{aligned}$$
  - Need to find one with minimum square error fitted  $V_{\rm TH}$  can be different from physical


[Ref: Sakurai, JSSC'90]



### Slide 2.26

Gate leakage finds its source in two different mechan-isms: Fowler-Nordheim (FN) tunneling, and direct-oxide tunneling. FN tunneloxide tunneling. FN tunneling is an effect that has been effectively used in the design of non-volatile memories, and is already quite substantial for oxide thickness larger than 6 nm. Its onset requires high electric-field strengths, though. With reducing oxide thicknesses, tunneling starts to occur at far lower field strengths. The dominant effect under these conditions





0.2

as crain and source aimsions down to the insulator layer, their junction expectations on the control to the insulator layer, their junction expectations are submissible to the control to the insulator down to the insulator layer to the property into power writings. Another, of multiple to the light probability reduced, which translates descein the first probability of the control to the smaller collection efficiency, leading to a more reliable transition. There are some important negatives as well. The addition of the StO, leaves and the thin silicon layer increases the cost of the substrate material, and may impact the yield as well. In addition, some secondary effects double be noted. The SO irransition is secentially a three-terminal delice without a both for both could be noted. The SO irransition is secentially a three-terminal delice without a both of the could be noted. The SO irransition is secretally a large-terminal delice without a both of the countries of the control of

# FinFETs - An Entirely New Device Architecture 1.E-04 1.E-08

Suppressed short-channel effects
 Higher on-current for reduced leakage
 Undoped channel – No random dopant fluctuations

Slide 2.45 The FinFET (called a tririne in the clause a transistor by Intel) is an entirely different transistor structure that actually offers some properties similar to the ones offered by the device presented in the previous slide. The term FinFET was coined by researchers at the Univer-sity of California at Berkeley to describe a non-planar, double-gated transistor built on an SOI substrate. The distinguishing characteristic

which forms the body of the device. The dimensions of the fin determine the effective channel length to values that are hard, if not impossible, to accomplish in radional plantar devices. In fact, operational transistors with channel length to values that are hard, if not impossible, to accomplish in radioinal planar devices. In fact, operational transistors with channel lengths down to 7 nm have been demonstrated.

In addition to a suppression of deep submicron effects a manufacture of the suppression of the suppression of deep submicron effects a manufacture of the suppression of deep submicron effects a manufacture of the suppression of deep submicron effects a manufacture of the suppression of deep submicron effects a manufacture of the suppression of deep submicron effects a manufacture of the suppression of deep submicron effects a manufacture of the suppression of the

-1.5 -1.0 -0.5 0.0 0.5 1.0 1.5 V<sub>G</sub> [V]

S=69 mV/decade

1.E-12 loff: 215 nA/μΓ 1.E-14

In addition to a suppression of deep submicron effects, a crucial advantage of the device is again increased control, as the gate wraps (almost) completely around the channel.