

EE222 Lecture #1 Jan 8, 2019

Instructor Steve Kang (<http://nis.soe.ucsc.edu>)

Website <https://ee222-winter19-01.courses.soe.ucsc.edu>

Webcast <https://webcast.ucsc.edu>
(EE222)

SMK123

Syllabus - see the website

HWs assigned, but not collected

1st midterm Feb. 5 (35%)

project proposal due on Feb. 6

2nd Midterm March 7 (35%)

Presentations March 12-14 (30%)

10% presentation; 20% written report

Textbook: CMOS Digital Integrated Circuits Analysis & Design, Steve Kang
UCSC EE version

Ref 1: Jan Rabaey, Low Power Design
Essentials Springer 2009

Ref 2: Rahul Sarpeshkar, Ultra Low Power Biomedicine, Cambridge Univ. Press 2010

Ref 3: Digest of IEEE Solid-state Circuits Conf. (ISSCC) 2018


Lecture #1 Textbook chapt 1

Ref 1 pp 1-23

Ref 2 pp 1-27

Hw #1 Prob. 1-1 (textbook)

Prob. 1-3 (+)



Ref 3




Figure TF1-6: Time plot of computer processing power in MIPS per \$1000. (From "When will computer hardware match the human brain?" by Hans Moravec, Journal of Transhumanism, Vol. 1, 1998.)









Figure TF1-5: (a) Plot of heat power density generated by consumer processors over time. (b) comparison of heat power generation of a light bulb with that of a typical processor.





Power Dissipation for Load capacitance C, Power supply V_{DD}, operating freq f, voltage swing ΔV

$$P = C V_{DD} \Delta V f$$

Scaling factor $R > 1$

- Constant-voltage scaling:
$$P_{scaled} = (RC) V_{DD} \Delta V k^2 f = k^3 (C V_{DD} \Delta V f)$$
- with voltage scaling
$$\hat{P}_{scaled} = RC \cancel{V_{DD}} \frac{\Delta V}{k} k^{1.7} f = k^{0.7} (C V_{DD} \Delta V f)$$

Power in CMOS gates

$$P_{total} = \underbrace{\alpha \cdot C \cdot V^2 \cdot f_{\text{all}}}_{\text{Dynamic}} + \underbrace{Vdd \cdot I_{\text{short-circuit}}}_{\text{Short-circuit}} + \underbrace{Vdd \cdot I_{\text{leakage}}}_{\text{Leakage}}$$

- Power is governed by the 3 part equation above
 - Dynamic CV/F (switching) power
 - Currently the largest part, but can make it smaller by lowering Vdd and Vth
 - Leakage Power
 - Subthreshold conduction – gets larger when Vth is lowered
 - Reverse leakage of diodes
 - Short-circuit (crowbar) current
 - Both p-n-p and n-p-n devices are partially conducting for a small, but finite amount of time
 - Small (<10%) in a well designed circuit, acts like dynamic power (happens only on a transition) so we won't worry about it here

Integrated System Design

Reduce the active load:

- Minimize the circuits
- Use more efficient design
- Charge recycling
- More efficient layout

Technology scaling:

- The highest win
- Thresholds should scale
- Leakage starts to bite
- Dynamic voltage scaling


$P_{sw} = k C_L V_{cc}^2 f_{CLK}$






Reduce Switching Activity:

- Conditional clock
- Conditional precharge
- Switching-off inactive blocks
- Conditional execution

Run it slower:

- Use parallelism
- Less pipeline stages
- Use double-edge flip-flop





An Era of Power-Limited Technology Scaling

Technology innovations offer some relief

- Devices that perform better at low voltage without leaking too much

But also are adding major grief

- Impact of increasing process variations and various failure mechanisms more pronounced in low-power design regime

Most plausible scenario

- Circuit- and system-level solutions essential to keep power/energy dissipation in check
- Slow down growth in computational density and use the obtained slack to control power density increase
- Introduce design techniques to operate circuits at nominal, not worst-case, conditions

(Ref. 1)

Metrics for Power

- Power
 - sets battery life in hours
 - problem: power \propto frequency (slow the system!)

- Energy per operation
 - fixes obvious problem with the power metric
 - but can cheat by doing stuff that will slow the chip
 - $\text{Energy/op} = \text{Power} * \text{Delay/op}$

- Metric should capture both energy and performance: e.g. $\text{Energy}/\text{Op} * \text{Delay}/\text{Op}$

- $\text{Energy} * \text{Delay} = \text{Power} * (\text{Delay}/\text{Op})^2$

Figure of Merit (FOM)

*Ideally
both energy
& delay
should be low*

Integrated System Design

8